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ABSTRACT 
 
Design of a Wide Bandwidth Continuous-time Low-pass Sigma-delta Modulator. 
 (December 2011) 
Cheng-Ming Chien, B.S., National Cheng-Kung University; 
M.S., The University of Texas at Arlington 
Co-Chairs of Advisory Committee:  Dr. Aydin I. Karsilayan 
                                                            Dr. Jose Silva-Martinez 
 
The emergence of bandwidth-intensive services has created a need for high speed and 
high resolution data converters. Towards this end, system level design of a continuous-
time sigma-delta modulator achieving 11 bits resolution over 100 MHz signal bandwidth 
by using a feed-forward topology is presented. The system is first built in the Simulink 
environment in MATLAB. The building blocks in the loop filter are modeled with non-
idealities, and specifications for these blocks are obtained by simulations. An operational 
transconductor amplifier (OTA) with 100 mS transconductance, 70 dB linearity, and 
34.2 mW power dissipation is designed to be used in the loop filter. Simulation results 
indicate that the 5th order loop filter implemented in the feed-forward architecture in 
transistor level shows lower power consumption, 105 mW, compared to the loop filter 
implemented by feedback architecture, 152 mW. 
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1. INTRODUCTION 
Receivers for wireless communications are becoming more and more digital, where 
analog functions are being realized by digital processors. As a result, analog-to-digital 
converters (ADC) are gradually moving towards the antenna. However, this places much 
higher requirements of bandwidth and dynamic range on the ADCs. In addition, the 
quest for higher data rates is leading to the rise of standards with larger signal 
bandwidths. This further increases the need for wide bandwidth ADCs. Fig. 1 shows the 
traditional super-heterodyne receiver architecture and software defined radio. 
ADC
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Figure 1: Comparison of radio architectures 
As can be seen in Fig. 1, in the traditional architecture, analog to digital conversion is 
preceded by significant analog processing. In the more digital-intensive software-defined 
radio architecture, the signal is digitized much earlier, enabling filtering and 
amplification operations in digital domain. 
____________ 
This thesis follows the style of IEEE Journal of Solid State Circuits. 
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1.1 Nyquist ADCs 
Analog-to-digital converters are the interface between the real world which is 
continuous-time and continuous-amplitude in nature (e.g., voice, audio or video) and the 
digital world where only discrete-time and discrete-amplitude signals exist. Fig. 2 shows 
the major blocks involved in analog-to-digital conversion process. 
Analog 
input
Digital 
input
Quantizer
Anti-aliasing 
filter
Sample and 
hold
 
Figure 2: Signal processing chain 
Assume the input analog signal has useful content up to a frequency of bf . The sample-
and-hold block shown in Fig. 2 performs the operation of converting the continuous-time 
signal into a discrete-time signal. The sampling frequency ( sf ) has to satisfy the Nyquist 
criterion shown in the following equation in order to avoid losing information when 
sampling: 
bs ff  2                 (1.1) 
The anti-aliasing filter (AAF) shown in Fig. 2 removes any signal with frequencies 
higher than bf  to prevent aliasing. Therefore, the AAF is prior to the sample-and-hold 
block in the signal chain. 
The quantizer shown in Fig. 2 performs the conversion from continuous to discrete 
amplitudes. Although the discretization process in time domain is lossless, the 
quantization process is inherently lossy. The error introduced by the quantization process 
is dependent on the number of bits of the quantizer. 
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For a quantizer with a full-scale value of refV  and output of N digital bits, the step size, 
∆, of the quantizer is given by, 
N
refV
2
2
       (1.2) 
The quantization error, ε, introduced in the quantization operation at every sampling 
instant stays in the range (-∆/2, ∆/2). If the input signal of a quantizer is sufficiently 
‘busy’, then the behavior of the quantization error can be considered a white noise 
process with the probability density function shown in Fig. 3 [1]. 
Pε
∆/2-∆/2
1/∆
0 ε  
Figure 3: Quantization noise probability density function 
The quantization noise introduced can be calculated as: 
12
1 22
2
22 

 



 d                 (1.3) 
For a full-scale sine-wave as the input of the quantizer, the power of this sine wave is 
given by ( 2/2refV ). Knowing the input signal and quantization noise power level, the 
signal to quantization noise can be obtained as: 
 4 
N
N
SQNR 2
2
21
2.
2
3
12
2
)2(





                (1.4) 
For the more familiar expression relating SNR with an equivalent number of bits, 
equation (1.4) can be expressed in dB as: 
 76.102.6)(  NdBSQNR                 (1.5) 
ADCs with sampling rate equal to twice the signal bandwidth are called Nyquist-rate 
ADCs. 
 
1.2 Oversampling ADC 
The expression for quantization noise power was obtained in the previous section. Since 
this noise is considered as a white noise process, the power is distributed equally across 
all frequencies from DC to half the sampling rate. If the signal were to be sampled at a 
higher rate than the Nyquist rate, the same quantization noise power is spread over a 
higher frequency range. Thus, the in-band noise gets reduced, and the signal-to-
quantization noise ratio (SQNR) is improved as shown in Fig. 4 [1]. 
S(f)
fb-fb
∆2/12 * 1/fsample
0 freqfsample-fsample
In-band 
quantization noise
 
Figure 4: Oversampled quantization noise power spectral density profile 
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The improvement in SQNR due to oversampling is quantified by [2], 
OSRNdBSQNR 10log1076.102.6)(           (1.6) 
where 
b
sample
f
f
OSR
2
  
Based on equation (1.6), doubling OSR improves SQNR around 3 dB. 
 
1.3 Sigma-delta (ΣΔ) ADC 
Improving SQNR only by increasing OSR is an expensive and inefficient method. A 
more efficient way is by using some method that could shape the quantization noise 
from signal band to outside the band of interest. This is the principle of sigma-delta 
ADC. A simple block diagram of a first order sigma-delta converter is shown in Fig. 5. 
u vy
Σ
Δ
 
Figure 5: First order sigma-delta modulator 
Assume that quantization noise is an additive noise. Fig. 5 shows a linear system with 
two inputs and single output. The output can be expressed as: 
  NTFuSTFv                  (1.7) 
Δ 
Σ 
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where signal transfer function (STF) and noise transfer function (NTF) are defined as: 
1
)(1
)(
)(
)( 

 z
zH
zH
zU
zV
STF                (1.8) 
11
)(1
1
)(
)( 

 z
zHzE
zV
NTF                (1.9) 
Based on equation (1.8), the signal appears unchanged at the output with just a delay. 
However, the noise is shaped as shown in Fig. 6. 
Shaped quantization 
noise profile
freq
Digital 
filter
S(f)
In-band 
quantization noise  
Figure 6: First order modulator quantization noise profile 
In the above example, the quantization noise is shaped out-of-band by a first order 
transfer function. In order to further improve SQNR, higher orders of the loop filter can 
be used. By using an L order loop filter, the NTF can be obtained as: 
         
LzNTF )1( 1                (1.10) 
The SQNR in such a case is calculated as [2], 
12
log10log)1020(76.102.6][
2
1010max


L
OSRLNdBSQNR
L             (1.11) 
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Therefore, the SQNR improves by increasing the order of the loop filter of sigma-delta 
ADC. 
 
1.4 Thesis organization 
The organization of this thesis is highlighted in this section. 
Section 2 presents the system design of a continuous-time sigma-delta ADC, the loop 
filter implementation, and the simulated results using Simulink. The specifications of the 
loop filter components are derived based on the simulated results of the Simulink macro-
model by adding non-idealities. 
Section 3 presents the design of operational transconductor amplifier (OTA). The non-
linear small signal model is built for optimizing power consumption. The noise and 
frequency response are analyzed by using small signal models as well. At last, the 
performances of OTAs implemented in transistor level are presented. 
Section 4 presents simulated results of the loop filter and system simulated results with 
the loop filter in transistor level. 
Section 5 presents a summary of this research with some directions for future work. 
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2. SYSTEM LEVEL DESIGN OF ΣΔ MODULATOR 
Continuous-time ΣΔ ADCs are becoming more popular recently than discrete-time ΣΔ 
ADCs primarily because of their reduced settling time requirements that results in better 
power efficiency shown in Fig. 7. In addition, they have some other advantages such as 
inherent anti-aliasing and reduced sample-and-hold requirements. However, they do 
have some disadvantages such as higher sensitivity to clock jitter and susceptibility to 
time-constant variations. In spite of these disadvantages, there has been a tremendous 
interest in continuous-time ΣΔ ADCs as seen by papers published in the recent literature 
[3], [4]. 
In the past decades, the design methodologies of discrete-time sigma-delta modulators 
have been thoroughly studied, and many good design tools are available, e.g. the ΔΣ 
MATLAB toolbox by Richard Schreier [5]. It is very common to obtain a discrete-time 
loop transfer function first, and then to use the impulse-invariant transformation to 
convert it to a continuous-time loop transfer function [6]. In this work, this approach is 
followed as well. However, it should be noted that this approach is not the only way to 
design a continuous-time ΣΔ modulator. The loop filter can be directly synthesized in 
the continuous-time domain [7], [2]. 
 
 
Figure 7: Continuous-time ΣΔ modulator  
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2.1 Design considerations 
The target of this work is to realize a continuous-time ΣΔ modulator with the 
specifications given in Table 1 using Jazz 0.18 um technology.  
Table 1: ΣΔ Modulator Target Specifications 
 
Performance parameter Target specification 
Bandwidth 100 MHz 
Resolution 11 bits 
Power consumption < 500 mW 
 
The first step of the design process is to obtain a noise transfer function (NTF) for the 
target specifications. In order to use the MATLAB toolbox by Richard Schreier to obtain 
a NTF, some variables for system level design are required [8]. The required variables 
for system-level design are over-sampling ratio (OSR), number of levels in the internal 
quantizer (NL), order of the loop filter (L) and out-of-band gain of the NTF (NTFmax).  
The signal-to-quantization ratio (SQNR) of an Lth order modulator with an N-bit internal 
quantizer and working at an oversampling ratio OSR is given by. 
12
log10log)1020(76.102.6][
2
1010max


L
OSRLNdBSQNR
L             (2.1) 
Based on equation (2.1), increasing over-sampling ratio (OSR), number of bits in the 
internal quantizer (N), or order of the loop filter (L), improves the SQNR. However, each 
of the parameters has its limitation for realistic designs as discussed below. 
First, increasing the OSR gives better SQNR. However, the maximum speed of 
operation is usually limited by technology to some finite value. Also, operation at higher 
speeds leads to higher power consumption. 
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Second, increasing number of bits of the internal quantizer obtaining smaller 
quantization noise improves the SQNR. However, increasing number of bits of the 
internal quantizer also increases the power and area of the implementation of the 
quantizer exponentially. Also, the number of bits of digital-to-analog converter (DAC) 
used in the feedback path increase simultaneously with increasing number of bits of the 
internal quantizer, which increases the area and complexity of the DAC design. In 
addition, parasitic capacitance of the internal quantizer increases when the number of 
bits of the quantizer increases and this may affect stability. 
Third, increasing the order of the modulator leads to higher SQNR. However, higher 
order modulators are more difficult to stabilize, and usually the order of a practical 
system is limited to 5 [9]. 
Finally, increasing the maximum gain of the NTF outside the signal band (NTFmax) 
reduces the noise inside the signal band and improves SQNR. However, higher values of 
NTFmax degrade the performance of the modulator when high frequency noise such as 
clock jitter is present in the system.  
Based on simulations in MATLAB using Richard Schreier ΣΔ toolbox, the above 
mentioned variables were picked for the targeted SQNR as shown in Table 2, The 
discrete-time NTF is given by: 
093.0677.0035.2207.3680.2
644.0406.3320.7992.7433.4
)(
2345
2345



zzzzz
zzzzz
zNTF   (2.2) 
Table 2: Noise transfer function parameters 
 
Parameters Value 
OSR 10 
Quantizer bits (N) 3 
Order (L) 5 
NTFmax 3.4 
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Figure 8 shows the magnitude plot of (2.2). 
 
Figure 8: Noise transfer function 
 
The zeros and poles of NTF located in Z-domain are shown in Fig. 9 
 
Figure 9: Zero and pole locations of NTF 
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The second step is to obtain the discrete-time loop transfer function (LTF). Once the 
NTF is known, the LTF of the modulator can be obtained as: 
1
1

NTF
LTF                     (2.3) 
The corresponding loop transfer function is 
589.0196.3016.7797.7387.4
539.0801.2727.5539.5253.2
)(
2345
234



zzzzz
zzzz
zLTF        (2.4) 
Usually, one clock cycle is needed for the operation of the quantizer and DAC. 
Therefore, 1z  (representing one cycle delay) is factored out from the LTF, which then 
becomes 
589.0196.3016.7797.7387.4
539.0801.2727.5539.5253.2
)(
2345
2345



zzzzz
zzzzz
zH              (2.5) 
The last step is to obtain the continuous-time loop filter transfer function, )(sH , by 
converting )(zH  using Impulse-Invariant transformation [9].  
Impulse-Invariant Transformation: The equivalence of discrete-time and continuous-
time ΣΔ modulators is illustrated in Fig. 10. The main difference between two 
modulators is that signal is sampled at the input for a discrete-time ΣΔ modulator, but, 
for a continuous-time ΣΔ modulator, signal is sampled inside the loop before the 
quantizer. By breaking the loops at the digital-to-analog converter (DAC) inputs of 
discrete-time and continuous-time modulators, the corresponding open loop structures 
are obtained as shown in Fig. 10. For the same input, the outputs of the two open loops 
at the sampling instants should be the same if the two loops are identical: 
snTtd
txnx  )()(                                     (2.6) 
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DAC
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Figure 10: Equivalence of continuous and discrete-time modulators 
 
If the impulse responses of the two loops are the same, then equation (2.6) can be 
rewritten as: 
)](*)([)]([ 11 sHsHLzHZ d
                (2.7) 
where 1Z  and 1L  are inverse Z and Laplace transforms, respectively. )(sHd  represents 
the frequency response of the DAC in the feedback loop. 
In the time domain, equation (2.7) can be expressed as: 
snTtd
ththnh  )}(*)({)(     (2.8) 
where )(nh , )(thd  and )(th  represent the impulse responses of the discrete-time loop 
filter, the DAC and the continuous-time loop filter, respectively. 
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Based on equation (2.8), different DAC pulses result in different )(sH  for a given )(zH . 
Therefore, it is necessary to determine the shape of the feedback DAC waveform first.  
t0 Ts
h(t)
NRZ
t0 Ts
h(t)
RZ
Ts/2 t0 Ts
h(t)
HRZ
Ts/2
 
Figure 11: NRZ DAC pulses 
 
In this work, the non-return-to-zero (NRZ) DAC waveform shown in Fig. 11 is used for 
its better jitter tolerance. The return-to-zero (RZ) DAC waveforms have more number of 
transitions on average in each clock cycle. As a result, they are more sensitive to clock 
jitter than the NRZ DAC pulse shape.  
For the case of the NRZ DAC, the impulse invariant transformation is available in 
MATLAB using the built-in function ‘d2c’. Then, the corresponding continuous-time 
loop filter transfer function is obtained as follows: 
 
4335226317495
4537228319495
10881.110418.110115.410471.910056.1
10571.710811.110212.210719.110716.8253.2
)(



sssss
sssss
sH
                                                                      
 (2.9) 
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2.2 Loop filter implementation 
In continuous-time ΣΔ modulators, two popular architectures are widely used: feedback 
and feed-forward architectures. Both of them have their own advantages and 
disadvantages. For feedback architectures, the advantages are a large adder is not 
required before the quantizer as compared to feed-forward architecture. However, for 
low-power design, the feed-forward architecture is preferred because the input swing of 
the first stage transconductor in the feed-forward loop filter is much smaller than that of 
the feedback counterpart. This significantly reduces the power requirement of the first 
stage transconductor, which is usually the major part of the total power consumption of 
the loop filter. However, the feed-forward architecture has its drawbacks as well. The 
out-of-band peaking in the signal transfer function of the feed-forward loop filter 
reduces the dynamic range of the modulator [10], [1]. 
In this work, the feed-forward architecture is chosen because of its low-power 
consumption property. Comparison of simulated results and discussion between 
feedback and feed-forward architectures will be shown in Section 4. 
In continuous-time ΣΔ modulators, the loop filters are generally implemented as a 
cascade of integrators or resonators comprised of biquads. Consequently, when the 
bandwidth of interest in a modulator implementation increases, the power consumption 
in the amplifier within the integrators or biquads rises to have room for the higher 
frequency signal. Therefore, the use of passive filters comprised of LC sections is 
explored in this work.  
In order to implement the loop transfer function (2.9) by cascading biquads, first, the 
denominator of the loop transfer function (2.9) can be rearranged as: 
)1071.31035.4)(1036.31035.2)(1011.2( 178217828  sssss          (2.10) 
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From equation (2.10), we can see that there are two second order polynomials and one 
first order polynomial which can be implemented by cascading two biquads and one RC 
low-pass filter. A biquad to be used for feed-forward architecture must include both 
band-pass and low-pass output nodes for the same input node. The suitable biquad is 
shown in Fig. 12. 
               
Figure 12: Low-pass and band-pass nodes of biquad 
The corresponding transfer functions from inI  to LPV  and BPV can be found as: 
22
2
)(
)(
n
n
n
in
LP
Q
ss
R
sI
sV










                (2.11) 
22
21
)(
)(
n
n
n
in
BP
Q
ss
R
C
s
sI
sV
















                (2.12) 
where 
LC
n
1
   and 
R
L
Q n


 
Next, the numerator of the loop transfer function (2.9) is implemented. Because the 
numerator has six coefficients from 5th order to constant, it requires six independent 
paths to implement it. However, with an implementation consisting only of two biquads, 
Low-pass Band-pass 
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which gives four paths and one fast-path directly from output of quantizer to the input of 
quantizer, the sum of the total number of paths is only five. Therefore, an additional 
feedback path is required for feed-forward LC loop filter implementation. The additional 
path is chosen from output of quantizer feeding back current to the first order RC section 
before the quantizer, which increases its denominator order by one compared to the fast-
path. A single-ended representation of the proposed low-pass loop filter with feed-
forward paths included is shown in Fig. 13. 
 
Figure 13: Proposed low-pass feed-forward LC loop filter 
 
The loop transfer function of the filter in Fig. 13 is given by, 
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where 
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Now, it is time to calculate all the parameters of the loop filter. First, based on the 
equation (2.10) and the denominator of the equation (2.11), the biquad component values 
can be calculated. Since the inductor values (L1 and L2) are fixed to 100 nH, chosen to 
be the maximum value from the technology of Coilcraft, the capacitor values (C1 and C2) 
and resistor values (R1 and R2) are also fixed based on equation (2.10) and (2.11). The 
resistor value (R3) is determined by DC gain of the loop transfer function (2.9). Then, 
the capacitor values (C3) can be calculated from equation (2.10). Gm0 in Fig. 13 only 
performs unit voltage to current conversion, which value is 30 mS.  
Next, in order to calculate the feedback and feed-forward coefficients in Fig. 13, by 
comparing the coefficients of the numerator of equation (2.9) to equation (1.13), each 
term with the same order in the numerator of equation (2.13) should be put together to 
form six polynomials from 5th order to constant as follows:  
 The 5th order terms in the numerator of equation (2.13) is shown in the polynomial, 
5
0sD                              (2.14) 
 The 4th order terms in the numerator of equation (2.13) is shown in the polynomial, 
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 The 3rd order terms in the numerator of equation (2.13) is shown in the polynomial, 
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(2.16) 
 The 2nd order terms in the numerator of equation (2.12) is shown in the polynomial, 
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 The 1st order terms in the numerator of equation (2.13) is shown in the polynomial, 
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(2.18) 
 The constant terms in the numerator of equation (2.13) is shown in the polynomial, 
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(2.19) 
By comparing the coefficients of the numerator of equation (2.9) to polynomials (2.14) - 
(2.19), each equation only has one unknown which is either feedback or feed-forward 
coefficient. Thus, all unknown coefficients can be solved. The parameters of the 
modulator obtained after performing the comparison mentioned above shown in Table 3. 
The model of the system built in MATLAB Simulink is shown in Fig. 14. 
Table 3: Modulator component values 
D0 0.45 L1 100 nH L2 100 nH 
D1 6.9 mS C1 36 pF C2 31 pF 
D2 1.5 mS R1 33 Ω R2 51 Ω 
F3 1.7 mS Gm1 100 mS Gm2 1.3 mS 
F4 6.0 mS R3 4 kΩ C3  1.2 pF 
F5 2.4 mS     
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Figure 14: MATLAB model of the system 
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2.3 Simulation results 
A macro-model of the system was built in MATLAB using Simulink. The output 
obtained from a simulation of the system is shown in Fig. 15. The input is a -3 dBFS 
sine wave at 25 MHz and the SQNR is computed over a bandwidth of 100 MHz. 
 
Figure 15: Output spectrum from ideal behavioral model 
The closed loop transfer functions from the input to internal nodes of the loop filter were 
also obtained using Simulink. Fig. 16 shows the loop filter, and signal transfer function 
from Vin to internal nodes are shown in Figs. 17 - 21.  
Based on Figs. 17 - 20, the gain of STF to each node is less than unity. However, in Fig. 
21, the response shows 4.5 dB magnitude peaking at 212 MHz. In wireless applications, 
the desired signal may be accompanied by a strong out-of-band interferer. Out-of-band 
peaking actually translates into a reduction of the dynamic range by limiting the 
maximum stable amplitude of the modulator. 
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Figure 16: Loop filter 
 
Figure 17: STF from Vin to node A  
A B C D E 
Peaking is 16 dB 
at 233 MHz 
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Figure 18: STF from Vin to node B 
 
 
Figure 19: STF from Vin to node C 
Peaking is 6 dB 
at 92 MHz 
Peaking is 3 dB 
at 212 MHz 
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Figure 20: STF from Vin to node D 
 
 
Figure 21: STF from Vin to node E 
 
Peaking is 1 dB 
at 75 MHz 
Peaking is 4.5 dB 
at 212 MHz 
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2.4 Non-ideal models of the transconductors 
In the previous section, the design process assumed that all components used in the loop 
are ideal and behaved exactly as assumed in the model, and the simulation for the ΣΔ 
modulator was performed at the system level using Simulink. However, for real cases, 
this is not true. Many non-idealities are associated with different components in the loop. 
Therefore, in this section, the major non-idealities of transconductors in the loop filter 
will be discussed first, and then the specifications of transconductors in the loop filter 
will be given by simulations. 
The first non-ideality of transconductors is non-linearity. Although the proposed 
architecture in this work uses passive components in signal paths to obtain the filtering 
action, which is inherently linear, a sufficient amount of gain is still required in the 
forward path requiring some active circuits. In this work, transconductors are the 
components providing gain in signal paths.  
For a transconductor, the non-linearity can be expressed as follows: 
3
31 vcvci      (2.20) 
where i  is the output current of the transconductor, v  is the input voltage of the 
transconductor, 1c  is the linear transconductance coefficient, and 3c  is the third order 
non-linear transconductance coefficient of the transconductor. 
 Because of differential operation in this work, only odd-order non-linearities are 
considered here and even-order terms are neglected. From Fig. 16, the transconductors, 
Gm1, F4 and F5 do not have any gain components before them and hence any non-
linearity introduced by those transconductors, when reflected back to the input, will 
appear without any attenuation. This non-linearity will then directly appear at the output 
due to the feedback action. Therefore, those transconductors require high linearity 
specification.  
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Conversely, the signal received by the transconductors, Gm2 and F3 in Fig. 16, has 
already been amplified by transconductor, Gm1. Consequently, their non-linearities are 
not as critical. The non-linear model in MATLAB using equation (2.20) is shown in Fig. 
22.  
 
Figure 22: Transconductor MATLAB model 
Using the non-linear model for all transconductors, system simulations were performed, 
and IM3 specifications were derived for each transconductor to obtain an overall system 
IM3 of 70 dB. The results are shown in Table 4. 
Table 4: Transconductor non-linearity specifications 
Transconductor  
(Fig. 16) 
Input swing 
(mV) 
IM3 specification 
(dB) 
Gm1 30 68 
Gm2 60 55 
F3 90 55 
F4 30 68 
F5 60 68 
 
The second non-ideality of transconductors is finite bandwidth. In the model of the 
transconductors considered so far, it is assumed that the transconductors have infinite 
bandwidth, which means the gain of the transconductors have the same value at all 
 27 
frequencies. However, the gain of the transconductors starts to reduce at the frequency of 
the internal pole. In this work, the transconductors are modeled as single-pole systems as: 
v
s
g
i
p
m 



1
     (2.21) 
where ωp represents the dominant pole of the transconductor. 
Because the sigma-delta modulator is a closed loop system, excess delay due to 
transconductor blocks can cause the loop to become unstable. The poles within the 
transconductor block introduce additional delay in the signal path. Therefore, to make 
sure that the delay introduced is not high, the minimum specifications for the dominant 
poles of the transconductors were obtained as shown in Table 5. 
 
Table 5: Transconductor dominant pole specifications 
Transconductor (Fig. 16) Dominant pole (GHz) 
Gm1 1.8 
Gm2 0.9 
F3 0.9 
F4 1.8 
F5 2.8 
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3. TRANSISTOR LEVEL DESIGN OF TRANSCONDUCTOR 
For high frequency operation, operational transconductance amplifiers (OTA) have 
proven to be the best candidate for implementation of continuous-time filters compared 
to active-RC or switched capacitor topologies. This is because integrators based on OTA 
work in open loop instead of closed loop. The major disadvantage of OTAs is the input 
stage non-linearity at higher differential input voltages due to the non-linear 
characteristics of the input stage transistors. This problem causes inter-modulation 
distortion components at the output and degrades achievable dynamic range. Several 
techniques have been reported trying to improve the linearity of OTAs [11]. In this 
section, the design of OTAs used in wideband continuous-time sigma-delta modulator is 
presented in detail. 
 
3.1 Design considerations 
Based on the simulated results from Section 2, the target specifications of OTAs are 
shown in Table 6. The implementation requires use of minimum power and area in Jazz 
0.18 μm technology with supply voltage of 1.8 V. 
 
Table 6: Transconductor specifications 
Transconductor 
(Fig. 16) 
Transconductance 
(mS) 
Linearity 
 (dB) 
Bandwidth 
(GHz) 
Gm1 100 68 1.8 
Gm2 1.3 55 0.9 
F3 1.7 55 0.9 
F4 6.0 68 1.8 
F5 2.4 68 2.8 
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Based on Table 6, it is clear that the OTA Gm1 requires extremely high transconductance 
and high linearity. 
An easy way to improve the linearity of an OTA is using source degeneration topology. 
For low-distortion operation, large bias currents are required that consume power and 
increase transistor thermal noise, and large degeneration resistors reduce OTA output 
swing and increase layout area. The OTA shown in Fig. 23 presented in [11] is chosen in 
this work. In this topology, the amplifier forces the input voltage across the degeneration 
resistor, creating a differential current that flows in the primary BJTs (B1, B2) and is 
replicated at the output by identical BJTs. 
 
 
Figure 23: Transconductor topology 
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3.2 Design procedure 
In order to find the relationship between input voltage and output current, a small-signal 
model of the OTA is created as shown in Fig. 24. 
 
 
Figure 24: Small-signal model of the OTA 
In Figure 24, xR  is the output resistance at the drain node of PMOS transistor (M1), R  is 
the degeneration resistor, mg  is the transconductance of input PMOS transistor (M1), 
and )(BJTmg  is the tranconductance of BJT (B1). 
Ignoring the channel-length modulation of input PMOS and BJT, the tranconductance of 
the OTA is obtained as: 
xBJTmmm
mxBJTmm
m
RRggRg
NRgg
G
)(
)(
1 

                          (3.1) 
where Nm is the output mirroring factor. 
                            
PMOS (M1) BJT (B1) 
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For 1)(  RgRRgg mxBJTmm , the tranconductance of the OTA can be approximated as: 
R
N
G mm                                      (3.2) 
Based on equation (3.2), in order to achieve high Gm values, the degeneration resistor 
should be chosen as small as possible. However, when the size of the degeneration 
resistors reduces, the required collector biasing current of BJTs increases in order to 
keep the same linearity specification of the OTA. At the mean time, the increased 
collector biasing current is copied to the output by factor Nm, which significantly 
increases the total current consumed by the OTA, especially when Nm is large for high 
Gm case. Therefore, in order to find the optimum degeneration resistor size, which can 
achieve specifications with minimum power, the relationship between the degeneration 
resistor sizes and BJT collector biasing current required for the linearity specification 
needs to be found shown as followed. 
 
Non-linear model of the OTA 
Assume that the BJT (B1) is the main source of non-linearity. Since the base node of the 
BJT (B1) is a high impedance node as shown in Fig. 23, the base-emitter voltage 
increases significantly when the small-signal drain current of PMOS (M1) increases, 
which makes most of the small signal current to flow through BJT (B1). Since the drain 
current of PMOS (M1) only has small variation, the assumption that the PMOS (M1) is 
linear is reasonable. The third order harmonic source is added into BJT (B1) in the small-
signal model shown in Fig. 25. 
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Figure 25: Non-linear model of the OTA 
In Fig. 25, )(3 BJTmg  is the third order harmonic transconductance of  BJT (B1).  
Assume the input signal of the OTA is a pure sine wave as: 
      )sin( tAVin                                      (3.3) 
Considering only the third order harmonic distortion, the output current of the OTA can 
be expressed as: 
       )3sin()sin( tbtaIo                             (3.4) 
where a  is the fundamental output signal amplitude and b is the third order harmonic 
tone amplitude.  
Based on Fig. 25, the output current of the OTA can be expressed as: 
                  3)(3)( xBJTmxBJTmo VgVgI                                     (3.5) 
 
PMOS (M1) BJT (B1) 
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The PMOS (M1) node (drain and source) equations can be expressed as: 
xxmsin VRgVV  )(                              (3.6) 
     somsin VRIgVV  )(                                 (3.7) 
From equations (3.6) and (3.7), the expression of xV can be obtained as: 
           
)1( Rg
RRgIRgV
V
m
xmoxmin
x


                                 (3.8) 
Substituting equation (3.8) into equation (3.5), 
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Then, substituting equation (3.3) and (3.4) into equation (3.9) gives, 
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                 (3.10) 
Combining all coefficients of )sin( t  term from equation (3.10), which should be equal 
to the coefficient a : 
               
Rg
RgaRgARgg
a
m
xBJTmmxBJTmm



1
)()(                            (3.11) 
From equation (3.11), find a  expression shown as: 
xBJTmmm
xBJTmm
RgRgRg
ARgg
a
)(
)(
1 

                               (3.12) 
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Combining all coefficients of )3sin( t  term from equation (3.10), which should be equal 
to the coefficient b : 
Rg
gRbRgA
g
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RgbRg
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)(                 (3.13) 
From equation (3.13), find b  expression shown as: 
)
2
3
1(
)1(
4
)(3
2
)(
)(3
3
BJTmxmxBJTmm
mBJTm
gRRgARgRg
RggA
b


                        (3.14) 
The third order harmonic distortion (HD3) of the OTA can be calculated as: 







a
b
HD 10log203                                          (3.15) 
Based on the equations (3.12), (3.14) and (3.15), third order harmonic distortion, HD3, 
can be plotted as a function of collector current for different sizes of degeneration 
resistances, which is shown in Fig. 26. 
 
Figure 26: HD3 plot of the OTA 
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It can be seen from Fig. 26 that, for the same linearity, the required collector current of 
BJT increases when the degeneration resistor size decreases. 
Once the collector current of the BJT is decided, the total current consumed by OTA is 
approximately equal to mc NI . The total power consumed by OTA for differential 
amplifier case is 
DDmc VNIPower )1(2                                       (3.16) 
where cI  is the collect current of the BJT (B1), mN  is the mirroring factor, and DDV  is 
the supply voltage.  
In order to optimize the total power consumed by the OTA, the mathematical model can 
be created by using MATLAB based on equation (3.12), (3.14), (3.15) and (3.16). Then, 
the relationship between the total power consumption of the OTA and the degeneration 
resistor size can be obtained by sweeping the degeneration resistor sizes as shown in Fig. 
27. 
 
Figure 27: Power consumption of the OTA V.S. degeneration resistor  
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Based on Fig. 27, the degeneration resistor size is chosen to be 30 ohms for this work 
based on minimum power required to achieve the linearity specification compared to 
other degeneration resistor sizes. Since the degeneration resistor size and the collector 
current of BJT have been determined from power optimization, the next step of the OTA 
design is to decide transistor sizes. However, transistor sizes affect the OTA speed and 
noise. For large transistor sizes, parasitic capacitor will increase time-constant. For small 
BJTs size, the thermal noise of BJTs increase. Therefore, building a mathematical model 
for the noise and frequency performance of the OTA in terms of the circuit components 
is essential. 
Noise model of the OTA 
The noise sources of the OTA comes from the thermal noise of the current sources (M3) 
(M4) (M5) and (M6), the shot noise (Icn) of the BJTs (B1) and (B2), the thermal noise (Vbn) 
of the BJTs (B1) and (B2), and the thermal noise of the degeneration resistors (R). Fig. 28 
shows the OTA with dominant noise sources.  
 
Figure 28: OTA with dominant noise sources 
 37 
To calculate the total input referred noise of the OTA, assume that the noise sources are 
uncorrelated. Therefore, the superposition concept is applied when calculating the input 
referred noise of each component. Comparisons between the mathematical model of the 
input referred noise of each noise source and the simulated results will be presented later 
in this section. 
(1) Shot noise of the BJT (B1 and B2) 
The shot noise of the BJT is proportional to the collector current of BJT. The expression 
of the shot noise is given by 
ccn qII 2                                                (3.17) 
where cI  is the collector current of the BJT and q  is the charge of an electron. The shot 
noise of the BJT presented in the small signal model of the OTA is shown in Fig. 29. 
 
 
 
Figure 29: Shot noise of BJT presented in the OTA 
 
Shot 
Noise of 
the BJT 
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Based on Fig. 29, the input referred noise due to shot noise from BJT (B1) can be 
obtained as: 
xBJTmm
xBJTmmmc
n
Rgg
RRggRgqI
V
)(
)( )1(2


                           (3.18) 
If )//()( rRRgg xBJTmm >> Rgm  and Rgm >>1, the equation (3.19) can be simplified as:  
RqIV cn 2                                                    (3.19) 
Based on equation (3.19), in order to minimize the shot noise from BJT, the collector 
current and degeneration resistor should be chosen as small as possible. However, the 
collector current and the degeneration resistor have been fixed when optimizing the 
power consumption of the OTA. 
 
(2) Thermal noise of the BJT (B1 and B2) 
The thermal noise of the BJT is proportional to the internal resistance at the base node of 
the BJT. The expression of the thermal noise is: 
bbn kTRV 4                                              (3.20) 
where bR  is the internal resistance at base node of the BJT, T  is the absolute 
temperature, and k  is Boltzmann constant.  
The thermal noise of the BJT presented in the small signal model of the OTA is shown 
in Fig. 29. 
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Figure 30: Thermal noise of BJT presented in the OTA 
Based on Fig. 30, the input referred noise of the thermal noise from BJT can be obtained 
as: 
))((
)(
)()(
)(
xBJTmmxiBJTmmxmmixi
xiBJTmmxmxbn
n
RggRRrggRRgRgrRr
RRrggRRgRV
V
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
         (3.21) 
where bi Rrr   . Based on equation (3.22), in order to minimize the thermal noise 
from BJTs, the internal resistance at its base node should be maximized. However, the 
BJT sizes are confined by technology. In addition, maximizing the base resistance 
increases the base capacitance, which decreases the OTA speed, and the OTA speed are 
given by the specifications obtained in Section 2. 
 
 
 
Thermal Noise 
of the BJT 
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(3) Thermal noise of the transistor (M1 to M6) 
MOS transistors exhibit thermal noise. For long channel MOS devices operating in 
saturation, the channel noise is proportional to the transconductance of transistor and can 
be modeled by current source connected between the drain and source terminal. The 
expression of the thermal noise of MOS transistor is 
mcn kTgI 4                                                (3.22) 
where   is 3/2  for long channel device.  
The input referred noise equations are coded in MATLAB. Comparison between the 
calculations in MATLAB and the simulated results obtained from CADENCE is shown 
in Table 7. 
 
(4) Thermal noise of the degeneration resistor (R) 
The noise spectrum of a resistor is proportional to the absolute temperature and resistor 
value as: 
kTRVbn 4                                               (3.23) 
Noise integrated from 1 MHz to 100 MHz are calculated in MATLAB and simulated in 
CADENCE. The comparison between the two is also shown in Table 7. Fig. 31 shows 
noise distribution.  
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Table 7: Comparisons between noise models and CADENCE simulations 
Noise Source Noise models (uV) Simulations (uV) 
Shot noise of the BJT 2.9 3.0 
Thermal noise of the BJT 5.2 5.1 
Thermal noise of the 
degeneration resistor 
1.7 1.5 
Thermal noise of the input 
PMOS transistor 
0.96 0.94 
 
 
Figure 31: Noise distribution 
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Based on Table 7, for the topology of the OTA, over 50% of the noise comes from the 
BJTs. The thermal noise of the BJTs traded off with OTA speed, while the shot noise of 
the BJT traded off with OTA power. Therefore, when choosing the BJT sizes and 
biasing conditions, these trade-offs should be considered based on the specifications of 
each OTA. 
Frequency Response Model of the OTA 
In order to estimate the OTA speed limitation, knowledge of the OTA pole locations is 
essential. Since the chosen topology for the OTA is based on a closed loop, we can break 
the loop at the BJT base node, and calculate the pole at each node. The small signal 
model with parasitic capacitors is shown in Fig. 32. 
 
Figure 32: The small signal model for frequency response. 
In Fig.32, beC  is the total parasitic capacitors from base to emitter terminal of BJT (B1) 
and BJT array, bcC is the parasitic capacitor from base to collect terminal of BJT (B1), 
csC is the parasitic capacitor from collector to substrate terminal of BJT (B1), gsC is the 
parasitic capacitor from gate to source terminal of PMOS (M1), gdC is the parasitic 
capacitor from gate to drain terminal of PMOS (M1), dbC  is the parasitic capacitor from 
drain to bulk terminal of PMOS (M1), 1Z  is the resistance at the drain node of PMOS 
(M1), and 2Z  is the resistance at the source node of PMOS (M1). The values of the 
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parasitic capacitors are extracted from CADENCE. After the small signal model is 
created, the pole locations are obtained. The dominant pole is located at the base node of 
the BJT and the first non-dominant pole is located at source node of the input PMOS. 
Thus, in order to increase the OTA speed, the size of the BJTs and NMOS current 
mirrors are chosen as small as possible. However, for smaller BJT sizes, the thermal 
noise of BJT increases because the internal resistance increases at the same time. 
Therefore, there is a trade off between OTA speed and noise for choosing BJT sizes. 
 
CMFB (common mode feedback) 
In high gain fully differential amplifiers, the output common mode level is quite 
sensitive to mismatches and it cannot be stabilized by means of differential feedback. 
Thus, a common-mode feedback network must be added to sense the common mode 
level of the two outputs and accordingly adjust one of the bias currents in the amplifier. 
The tasks of the CMFB network is first sensing the output common mode level, 
comparison with a reference, and returning the error to the amplifier’s bias network. The 
CMFB used in this work is shown in Fig. 33. 
 
Figure 33: CMFB circuit 
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3.3 Results 
Based on power, noise and speed specifications, each OTA component sizes are 
determined. The performance summaries of each OTA are shown in Tables 8 - 10. Fig. 
34 shows the two tone test of OTA Gm1. 
 
Table 8: Performance summary of the OTAs Gm1 and Gm2 
OTA Gm1 Gm2 
Transconductance 101.7 mS 1.3 mS 
IM3 70.9 dB 58.1 dB 
Power consumption 34.2 mW 14.1 mW 
Input referred noise 
Integration bandwidth 
5.2 uV 
(1MHz~100MHz) 
18 uV 
(1MHz~100MHz) 
 
 
Table 9: Performance summary of the OTAs F3 and F4 
OTA F3 F4 
Transconductance 1.7 mS 6.0 mS 
IM3 56.5 dB 70.2 dB 
Power consumption 14.6 mW 16.4 mW 
Input referred noise 
Integration bandwidth 
18 uV 
(1MHz~100MHz) 
5.2 uV 
(1MHz~100MHz) 
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Table 10: Performance summary of the OTA F5 
OTA parameters F5 
Transconductance 2.4 mS 
IM3 70.1 dB 
Power consumption 25.4 mW 
Input referred noise 
Integration bandwidth 
15 uV 
(1MHz~100MHz) 
 
 
 
 
Figure 34: Two tone test of OTA-Gm1 (71 dB) 
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4. SIMULATION RESULTS 
This section mainly shows the measurements from the CADENCE simulations for both 
the loop filter in transistor level and the system with the loop filter in transistor level.  
4.1 Filter simulation results 
After all OTAs implemented in transistor level, the filter can be built following the loop 
filter design in Section 2. The schematic of the loop filter is shown in Fig. 35 and the 
magnitude and phase response of the loop filter is shown in Fig. 36 and Fig. 37. The 
performance summary of the loop filter is shown in Table 11. 
 
 
Figure 35: Loop filter schematic 
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Figure 36: The loop filter magnitude response 
 
 
Figure 37: The loop filter phase response 
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Table 11: Performance summary of the Filter 
Filter Parameters Values 
Order 5 
DC gain 40 dB 
Bandwidth 100 MHz 
Power consumption 105 mW 
Power supply 1.8 V 
Technology Jazz 0.18 um 
 
4.2 System simulation results 
Fig. 38 shows system simulation with the loop filter in transistor level. The simulated 
data in CADENCE are extracted, and then calculated in MATLAB shown in Fig. 39.  
 
 
Figure 38: System simulation with filter in transistor level 
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Figure 39: SNR calculation in MATLAB (SNR= 68 dB) 
 
4.3 Comparisons 
The comparison between feedback and feed-forward topologies is shown in Table 12. 
Based on Table 12, the feed-forward topology has the advantage of lower power 
consumption. However, feed-forward topology also suffers from low blocker rejection. 
In addition, another drawback of feed-forward topology is out-of-band peaking 
discussed in Section 2. Table 13 shows the comparisons between this work and other 
wide bandwidth ΣΔ ADCs in specifications, power consumption and figure of merit 
(FOM). 
Table 12: Comparison between feedback and feed-forward topologies 
Filter topology Feed-forward  Feedback [9] 
Power consumption 
(filter only) 
105 mW 152 mW 
Blocker rejection 
(attenuation) 
 -4 dB @ 350 MHz 
-8 dB @ 450 MHz 
-26 dB @ 350 MHz 
-37 dB @ 450 MHz 
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Table 13: Brief summary of wide bandwidth ΣΔ ADC 
Year Technology Sampling 
Frequency 
Bandwidth 
 
SNDR 
(dB) 
 Power 
(mW) 
FOM 
pJ/conv 
1998 
[12] 
InGaAs 
HEMT 
5 GHz 100 MHz 39 400 31.2 
2001 
[13] 
InGaAs 
HBT 
18 GHz 500 MHz 42 1500 11.7 
2003 
[14] 
InP 
HBT 
8 GHz 250 MHz 40 1800 56.2 
2006 
[15] 
SiGe 
HBT 
20 GHz 313 MHz - 490  
2009 
[3] 
SiGe 
HBT 
40 GHz 1 GHz 37 350 2.9 
2011 
[4] 
45 nm 
CMOS 
4 GHz 125 MHz 70 256 0.5 
This 
Work 
BiCMOS 2 GHz 100 MHz 67.6 
300 
(estimated) 
0.7 
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5. CONCLUSIONS 
In this thesis, a 100 MHz bandwidth 11-bit resolution ΣΔ ADC employing LC filter 
sections in a feed-forward topology was presented. The system was designed in 
MATLAB using the ΣΔ toolbox considering the various design variables and the trade-
offs among them. The specifications of the individual building blocks were obtained 
taking into account the non-idealities. A high transconductance (100 mS) and high 
linearity (70 dB) OTA was designed for use in the loop filter with 34.2 mW power 
consumption in transistor level. The 5th order loop filter was implemented consuming 
less power (105 mW) compared to the loop filter implemented in the feedback topology 
(152 mW). The proposed topology shows 4 dB attenuation at 350 MHz and 8 dB 
attenuation at 450 MHz. 
 
5.1 Future work 
A couple of approaches to improve on the work presented in this thesis are noted below. 
The out-of-band peaking inherent in feed-forward topology reduces the dynamic range 
of the ADC. Methods to reduce the peaking in the ADC need to be investigated. 
The resolution of the ADC is limited primarily by the jitter of the clock signal in the 
feedback path. Approaches to mitigate the effect of jitter in the modulator need to be 
explored.  
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